Chaitali Chakrabarti
Affiliations: | Arizona State University, Tempe, AZ, United States |
Area:
Electronics and Electrical Engineering, Computer ScienceWebsite:
https://search.asu.edu/profile/22557Google:
"Chaitali Chakrabarti"Bio:
Parents
Sign in to add mentorJoseph F. JaJa | grad student | 1990 | University of Maryland (E-Tree) | |
(VLSI Architectures for Real-Time Signal Processing) |
Children
Sign in to add traineeWen-Tsong Shiue | grad student | 2000 | Arizona State |
Kishore V. Andra | grad student | 2001 | Arizona State |
Russell E. Henning | grad student | 2001 | Arizona State |
Ali Manzak | grad student | 2001 | Arizona State |
Yuming Zhu | grad student | 2006 | Arizona State |
Qi Qi | grad student | 2010 | Arizona State |
Yunus Emre | grad student | 2012 | Arizona State |
Chi-Li Yu | grad student | 2012 | Arizona State |
Lifeng Miao | grad student | 2013 | Arizona State |
Chengen Yang | grad student | 2014 | Arizona State |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
West BL, Zhou J, Dreslinksi RG, et al. (2020) Tetris : Using Software/Hardware Co-Design to Enable Handheld, Physics-Limited 3D Plane-Wave Ultrasound Imaging Ieee Transactions On Computers. 69: 1209-1220 |
Krishnan G, Mandal SK, Chakrabarti C, et al. (2020) Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs Ieee Design & Test of Computers. 1-1 |
Kadetotad D, Yin S, Berisha V, et al. (2020) An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition Ieee Journal of Solid-State Circuits. 55: 1877-1887 |
Park D, Pal S, Feng S, et al. (2020) A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator Ieee Journal of Solid-State Circuits. 55: 933-944 |
Mandal SK, Krishnan G, Chakrabarti C, et al. (2020) A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs Ieee Journal On Emerging and Selected Topics in Circuits and Systems. 1-1 |
Zhou J, Papandreou-Suppappola A, Chakrabarti C. (2020) Parallel Gibbs Sampler for Wavelet-Based Bayesian Compressive Sensing with High Reconstruction Accuracy Journal of Signal Processing Systems. 92: 1101-1114 |
Li Z, Xiang J, Gong L, et al. (2019) Low Complexity, Hardware-Efficient Neighbor-Guided SGM Optical Flow for Low-Power Mobile Vision Applications Ieee Transactions On Circuits and Systems For Video Technology. 29: 2191-2204 |
Chen H, Lee S, Mudge T, et al. (2019) Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems Ieee Transactions On Computers. 68: 646-659 |
Gupta U, Mandal SK, Mao M, et al. (2019) A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors Ieee Computer Architecture Letters. 18: 14-17 |
Mao M, Peng X, Liu R, et al. (2019) MAX2: An ReRAM-Based Neural Network Accelerator That Maximizes Data Reuse and Area Utilization Ieee Journal On Emerging and Selected Topics in Circuits and Systems. 9: 398-410 |