Suhwan Kim, Ph.D.
Affiliations: | 2001 | University of Michigan, Ann Arbor, Ann Arbor, MI |
Area:
Electronics and Electrical EngineeringGoogle:
"Suhwan Kim"Parents
Sign in to add mentor| Marios C. Papaefthymiou | grad student | 2001 | University of Michigan | |
| (True single-phase adiabatic circuitry for high-performance, low-energy VLSI.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Jeong Y, Park J, Kim M, et al. (2020) A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces Ieee Transactions On Circuits and Systems Ii-Express Briefs. 67: 1589-1593 |
| Yang Y, Lee B, Cho JS, et al. (2020) A Digital Capacitive MEMS Microphone for Speech Recognition With Fast Wake-Up Feature Using a Sound Activity Detector Ieee Transactions On Circuits and Systems Ii-Express Briefs. 67: 1509-1513 |
| Kim S, Rhee C, Kim S. (2020) A Wide Dynamic Range Multi-Mode Band-Pass Continuous-Time Delta–Sigma Modulator Employing Single-Opamp Resonator With Positive Resistor-Feedback Ieee Transactions On Circuits and Systems Ii: Express Briefs. 67: 235-239 |
| Chae J, Kim M, Choi S, et al. (2020) A 10.4-Gb/s 1-Tap Decision Feedback Equalizer With Different Pull-Up and Pull-Down Tap Weights for Asymmetric Memory Interfaces Ieee Transactions On Circuits and Systems Ii: Express Briefs. 67: 220-224 |
| Chae J, Jeong Y, Kim S. (2020) Data-Dependent Selection of Amplitude and Phase Equalization in a Quarter-Rate Transmitter for Memory Interfaces Ieee Transactions On Circuits and Systems I-Regular Papers. 67: 2972-2983 |
| Rhee C, Park J, Kim S. (2020) A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation Ieee Journal of Solid-State Circuits. 55: 378-391 |
| Chae J, Ko H, Park J, et al. (2019) A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 27: 978-982 |
| Lee S, Ko H, Chae J, et al. (2019) A 0.83-pJ/bit 6.4-Gb/s HBM Base Die Receiver using a 45∘ Strobe Phase for Energy-Efficient Skew Compensation Ieee Transactions On Circuits and Systems Ii-Express Briefs. 1-1 |
| Kim T, Shin S, Kim S. (2019) An 80.2 dB DR 23.25 mW/Channel 8-Channel Ultrasound Receiver With a Beamforming Embedded SAR ADC Ieee Transactions On Circuits and Systems Ii: Express Briefs. 66: 1487-1491 |
| Chae J, Ko H, Park J, et al. (2019) A 12.8-Gb/s Quarter-Rate Transmitter Using a 4:1 Overlapped Multiplexing Driver Combined With an Adaptive Clock Phase Aligner Ieee Transactions On Circuits and Systems Ii: Express Briefs. 66: 372-376 |