Lap F. Leung, Ph.D.
Affiliations: | 2007 | Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong |
Area:
Electronics and Electrical EngineeringGoogle:
"Lap Leung"Parents
Sign in to add mentor| Chi-Ying Tsui | grad student | 2007 | HKUST | |
| (Designing high-performance and low -energy real -time embedded systems based on single-core and multi-cores structures.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Leung LF, Tsui CY. (2007) Energy-aware synthesis of networks-on-chip implemented with voltage islands Proceedings - Design Automation Conference. 128-131 |
| Leung LF, Tsui CY. (2006) Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems Proceedings - Design Automation Conference. 833-838 |
| Leung LF, Tsui CY, Hu XS. (2005) Exploiting dynamic workload variation in low energy preemptive task scheduling Proceedings -Design, Automation and Test in Europe, Date '05. 634-639 |
| Leung LF, Tsui CY, Hu XS. (2004) Exploiting dynamic workload variation in offline low energy voltage scheduling Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 3254: 553-563 |
| Leung LF, Tsui CY, Ki WH. (2004) Minimizing energy consumption of hard real-time systems with simultaneous tasks scheduling and voltage assignment using statistical data Proceedings of the Asia and South Pacific Design Automation Conference, Asp-Dac. 663-665 |
| Leung LF, Tsui CY, Ki WH. (2004) Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment Proceedings of the Asia and South Pacific Design Automation Conference, Asp-Dac. 647-652 |
| Leung LF, Tsui CY, Ki WH. (2003) Simultaneous task allocation, scheduling and voltage assignment for multiple-processors-core systems using mixed integer nonlinear programming Proceedings - Ieee International Symposium On Circuits and Systems. 5 |