Aamer Jaleel, Ph.D.
Affiliations: | 2006 | University of Maryland, College Park, College Park, MD |
Google:
"Aamer Jaleel"Parents
Sign in to add mentor| Bruce L. Jacob | grad student | 2006 | University of Maryland | |
| (The effects of aggressive out-of-order mechanisms on the memory subsystem.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Pellauer M, Parashar A, Adler M, et al. (2015) Efficient control and communication paradigms for coarse-grained spatial architectures Acm Transactions On Computer Systems. 33 |
| Chou C, Jaleel A, Qureshi MK. (2015) BEAR: Techniques for mitigating bandwidth bloat in gigascale DRAM caches Proceedings - International Symposium On Computer Architecture. 13: 198-210 |
| Chou CC, Jaleel A, Qureshi MK. (2015) CAMEO: A two-level memory organization with capacity of main memory and flexibility of hardware-managed cache Proceedings of the Annual International Symposium On Microarchitecture, Micro. 2015: 1-12 |
| Jaleel A, Nuzman J, Moga A, et al. (2015) High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches 2015 Ieee 21st International Symposium On High Performance Computer Architecture, Hpca 2015. 343-353 |
| Subramaniam S, Steely SC, Hasenplaugh W, et al. (2013) Using in-flight chains to build a scalable cache coherence protocol Transactions On Architecture and Code Optimization. 10 |
| Pham B, Vaidyanathan V, Jaleel A, et al. (2012) CoLT: Coalesced large-reach TLBs Proceedings - 2012 Ieee/Acm 45th International Symposium On Microarchitecture, Micro 2012. 258-269 |
| Wu CJ, Jaleel A, Hasenplaugh W, et al. (2011) SHiP: Signature-based hit predictor for high performance caching Proceedings of the Annual International Symposium On Microarchitecture, Micro. 430-441 |
| Bach M, Charney M, Cohn R, et al. (2010) Analyzing parallel programs with pin Computer. 43: 34-41 |
| Lin J, Chen Y, Li W, et al. (2009) Understanding the memory behavior of emerging multi-core workloads 8th International Symposium On Parallel and Distributed Computing, Ispdc 2009. 153-160 |
| Moses J, Aisopos K, Jaleel A, et al. (2009) CMPsched$im: evaluating OS/CMP interaction on shared cache management Ispass 2009 - International Symposium On Performance Analysis of Systems and Software. 113-122 |