Kedar K. Patel, Ph.D.
Affiliations: | 2010 | Electrical Engineering & Computer Sciences | University of California, Berkeley, Berkeley, CA, United States |
Area:
Energy (ENE); Integrated Circuits (INC); Physical Electronics (PHY); Semiconductor manufacturing; Solid-State DevicesGoogle:
"Kedar Patel"Parents
Sign in to add mentorCostas J. Spanos | grad student | 2010 | UC Berkeley | |
(Intrinsic and systematic variability in nanometer CMOS technologies.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Patel K, Wallow T, Levinson HJ, et al. (2010) Comparative study of line width roughness (LWR) in next-generation lithography (NGL) processes Proceedings of Spie - the International Society For Optical Engineering. 7640 |
Patel K, Lahiri SN, Spanos CJ. (2010) Robust estimation of line width roughness parameters Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics. 28: C6H18-C6H33 |
Patel K, Liu TJK, Spanos C. (2008) Impact of gate line edge roughness on double-gate FinFET performance variability Proceedings of Spie - the International Society For Optical Engineering. 6925 |