Dawid M. Zydek, Ph.D.
Affiliations: | 2010 | Electrical Engineering | University of Nevada, Las Vegas, Las Vegas, NV, United States |
Area:
Computer EngineeringGoogle:
"Dawid Zydek"Parents
Sign in to add mentorHenry Selvaraj | grad student | 2010 | University of Nevada, Las Vegas | |
(Processor allocator for Chip MultiProcessors.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Zydek D, Chmaj G, Chiu S. (2013) Modeling computational limitations in H-Phy and Overlay-NoC architectures The Journal of Supercomputing. 70: 301-320 |
Borowik G, Łuba T, Zydek D. (2012) Features Reduction Using Logic Minimization Techniques International Journal of Electronics and Telecommunications. 58: 71-76 |
Zydek D, Chmaj G, Shawky A, et al. (2012) Location of Processor Allocator and Job Scheduler and its Impact on CMP Performance International Journal of Electronics and Telecommunications. 58: 9-14 |
Zydek D, Selvaraj H, Borowik G, et al. (2011) Energy characteristic of a processor allocator and a network-on-chip International Journal of Applied Mathematics and Computer Science. 21: 385-399 |
Zydek D, Selvaraj H. (2011) Fast and efficient processor allocation algorithm for torus-based chip multiprocessors Computers & Electrical Engineering. 37: 91-105 |
Zydek D, Selvaraj H, Koszałka L, et al. (2010) Evaluation Scheme for NoC based CMP with Integrated Processor Management System International Journal of Electronics and Telecommunications. 56: 157-168 |
Zydek D, Selvaraj H. (2010) Hardware implementation of processor allocation schemes for mesh-based chip multiprocessors Microprocessors and Microsystems. 34: 39-48 |