Chifeng Wang, Ph.D.
Affiliations: | 2012 | Electrical and Computer Engineering - Ph.D. | University of California, Irvine, Irvine, CA |
Area:
Computer Engineering, Electronics and Electrical EngineeringGoogle:
"Chifeng Wang"Parents
Sign in to add mentorNader Bagherzadeh | grad student | 2012 | UC Irvine | |
(Design and Evaluation of High-Throughput Network-on-Chip Router Architecture.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Hu W, Wang C, Bagherzadeh N. (2015) Design and analysis of a mesh-based wireless network-on-chip The Journal of Supercomputing. 71: 2830-2846 |
Wang C. (2014) An adaptive algorithm based on wireless sensor network to predict traffic hazard Wit Transactions On Information and Communication Technologies. 59: 569-576 |
Wang C, Bagherzadeh N. (2014) Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for Network-on-Chip Microprocessors and Microsystems. 38: 304-315 |
Wang C, Hu W, Bagherzadeh N. (2013) Scalable load balancing congestion-aware Network-on-Chip router architecture Journal of Computer and System Sciences. 79: 421-439 |
Wang C, Bagherzadeh N. (2012) High-throughput differentiated service provision router architecture for wireless network-on-chip International Journal of High Performance Systems Architecture. 4: 38-56 |
Alhussien A, Wang C, Bagherzadeh N. (2012) Design and evaluation of a high throughput robust router for network-on-chip Iet Computers and Digital Techniques. 6: 173-179 |
Wang C, Hu W, Bagherzadeh N. (2012) A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms Microprocessors and Microsystems. 36: 555-570 |
Wang C, Hu W, Lee SE, et al. (2011) Area and power-efficient innovative congestion-aware Network-on-Chip architecture Journal of Systems Architecture. 57: 24-38 |