Zhuo Li
Affiliations: | Texas A & M University, College Station, TX, United States |
Area:
Computer EngineeringGoogle:
"Zhuo Li"
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Bai Z, Li Q, Chen Q, et al. (2021) Clinical significance of serum IgM and IgG levels in COVID-19 patients in Hubei Province, China. Journal of Intensive Medicine. 2: 32-38 |
Li Z, Zhou Y, Shi W. (2012) $O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 31: 437-441 |
Hu S, Li Z, Alpert CJ. (2009) A Fully Polynomial-Time Approximation Scheme for Timing-Constrained Minimum Cost Layer Assignment Ieee Transactions On Circuits and Systems Ii-Express Briefs. 56: 580-584 |
Papa DA, Luo T, Moffitt MD, et al. (2008) RUMBLE: An incremental timing-driven physical-synthesis optimization algorithm Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 27: 2156-2168 |
Hu S, Alpert CJ, Hu J, et al. (2007) Fast algorithms for slew-constrained minimum cost buffering Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 26: 2009-2022 |
Li Z, Zhou Y, Shi W. (2007) Wire Sizing for Non-Tree Topology Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 26: 872-880 |
Li Z, Shi W. (2006) An O(bn/sup 2/) time algorithm for optimal buffer insertion with b buffer types Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 25: 484-489 |
Lu X, Li Z, Qiu W, et al. (2005) Longest-path selection for delay test under process variation Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 24: 1924-1929 |
Shi W, Li Z. (2005) A fast algorithm for optimal buffer insertion Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 24: 879-891 |
Li Z, Lu X, Qiu W, et al. (2003) A circuit level fault model for resistive bridges Acm Transactions On Design Automation of Electronic Systems. 8: 546-559 |