Matthias Jung
Affiliations: | University of Kaiserslautern, Kaiserslautern, Rheinland-Pfalz, Germany |
Area:
DRAM, Memory Controller, Embedded SystemsGoogle:
"Matthias Jung"Parents
Sign in to add mentor| Norbert Wehn | grad student | 2011-2017 | University of Kaiserslautern, Gemany |
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Stathis D, Sudarshan C, Yang Y, et al. (2020) eBrainII: a 3 kW Realtime Custom 3D DRAM Integrated ASIC Implementation of a Biologically Plausible Model of a Human Scale Cortex Journal of Signal Processing Systems. 1-21 |
| Brugger C, Grigorovici V, Jung M, et al. (2018) A Memory Centric Architecture of the Link Assessment Algorithm in Large Graphs Ieee Design & Test of Computers. 35: 7-15 |
| Jagtap R, Jung M, Elsasser W, et al. (2017) Integrating DRAM power-down modes in gem5 and quantifying their impact Arxiv: Hardware Architecture. 86-95 |
| Jung M, Mathew DM, Rheinlander CC, et al. (2017) A Platform to Analyze DDR3 DRAM’s Power and Retention Time Ieee Design & Test of Computers. 34: 52-59 |
| Liu P, Hemani A, Paul K, et al. (2017) 3D-Stacked Many-Core Architecture for Biological Sequence Analysis Problems International Journal of Parallel Programming. 45: 1420-1460 |
| Weis C, Mutaal A, Naji O, et al. (2017) DRAMSpec: A High-Level DRAM Timing, Power and Area Exploration Tool International Journal of Parallel Programming. 45: 1566-1591 |
| Jung M, Weis C, Wehn N. (2016) A cross layer approach for efficient thermal management in 3D stacked SoCs Microelectronics Reliability. 61: 43-47 |
| Liu P, Hemani A, Paul K, et al. (2016) A Customized Many-Core Hardware Acceleration Platform for Short Read Mapping Problems Using Distributed Memory Interface with 3D–Stacked Architecture Psychonomic Bulletin & Review |
| Jung M, Weis C, Wehn N. (2015) DRAMSys: A Flexible DRAM Subsystem Design Space Exploration Framework Ipsj Transactions On System Lsi Design Methodology. 8: 63-74 |