Ming Gu
Affiliations: | 2012 | Electrical Engineering | Michigan State University, East Lansing, MI |
Google:
"Ming Gu"Parents
Sign in to add mentor| Shantanu Chakrabartty | grad student | 2012 | Michigan State | |
| (Theory, synthesis and implementation of current-mode CMOS piecewise-linear circuits using margin propagation.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Gu M, Chakrabartty S. (2014) A bias-scalable current-mode analog support vector machine based on margin propagation Proceedings - Ieee International Symposium On Circuits and Systems. 273-276 |
| Gu M, Chakrabartty S. (2013) Design of a Programmable Gain, Temperature Compensated Current-Input Current-Output CMOS Logarithmic Amplifier. Ieee Transactions On Biomedical Circuits and Systems |
| Gu M, Chakrabartty S. (2013) FAST: a framework for simulation and analysis of large-scale protein-silicon biosensor circuits. Ieee Transactions On Biomedical Circuits and Systems. 7: 451-9 |
| Gu M, Chakrabartty S. (2013) Bias-scalable inner-product approximation circuit using analog margin propagation Midwest Symposium On Circuits and Systems. 525-528 |
| Gu M, Chakrabartty S. (2013) A 120dB input dynamic range, current-input current-output CMOS logarithmic amplifier with 230ppm/°K temperature sensitivity Midwest Symposium On Circuits and Systems. 521-524 |
| Gu M, Chakrabartty S. (2012) Synthesis of bias-scalable CMOS analog computational circuits using margin propagation Ieee Transactions On Circuits and Systems I: Regular Papers. 59: 243-254 |
| Gu M, Chakrabartty S. (2012) Subthreshold, varactor-driven CMOS floating-gate current memory array with less than 150-ppm/̂K temperature sensitivity Ieee Journal of Solid-State Circuits. 47: 2846-2856 |
| Gu M, Chakrabartty S. (2012) Varactor-driven temperature compensation of CMOS floating-gate current memory Iscas 2012 - 2012 Ieee International Symposium On Circuits and Systems. 2095-2098 |
| Gu M, Chakrabartty S. (2011) A 100 pJ/bit, (32,8) CMOS analog low-density parity-check decoder based on margin propagation Ieee Journal of Solid-State Circuits. 46: 1433-1442 |
| Gu M, Chakrabartty S. (2011) An adaptive analog low-density parity-check decoder based on margin propagation Proceedings - Ieee International Symposium On Circuits and Systems. 1315-1318 |