Krste Asanović
Affiliations: | Electrical Engineering and Computer Science | University of California, Berkeley, Berkeley, CA, United States |
Area:
Computer Architecture & Engineering (ARC); Integrated Circuits (INC); Operating Systems & Networking (OSNT); Design, Modeling and Analysis (DMA)Google:
"Krste Asanović"Parents
Sign in to add mentor| John Wawrzynek | grad student | 1998 | UC Berkeley | |
| (http://eecs.berkeley.edu/~krste/thesis.pdf) | ||||
Children
Sign in to add trainee| Sarah L. Bird | grad student | 2014 | UC Berkeley |
| Scott Beamer | grad student | 2016 | UC Berkeley |
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Amid A, Biancolin D, Gonzalez A, et al. (2020) Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs Ieee Micro. 40: 10-21 |
| Amid A, Kwon K, Gholami A, et al. (2019) Co-design of deep neural nets and neural net accelerators for embedded vision applications Ibm Journal of Research and Development. 63: 6:1-6:14 |
| Maas M, Asanovic K, Kubiatowicz J. (2019) A Hardware Accelerator for Tracing Garbage Collection Ieee Micro. 39: 38-46 |
| Karandikar S, Chopra A, Huang Q, et al. (2019) FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud Ieee Micro. 39: 56-65 |
| Celio C, Chiu P, Asanovic K, et al. (2019) BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS Ieee Micro. 39: 52-60 |
| Zimmer B, Chiu P, Nikolic B, et al. (2017) Reprogrammable Redundancy for SRAM-Based Cache $V_{\min }$ Reduction in a 28-nm RISC-V Processor Ieee Journal of Solid-State Circuits. 52: 2589-2600 |
| Keller B, Cochet M, Zimmer B, et al. (2017) A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI Ieee Journal of Solid-State Circuits. 52: 1863-1875 |
| Dabbelt D, Schmidt C, Love E, et al. (2016) Vector processors for energy-efficient embedded systems Acm International Conference Proceeding Series. 18: 10-17 |
| Lee Y, Waterman A, Cook H, et al. (2016) An agile approach to building RISC-V microprocessors Ieee Micro. 36: 8-20 |
| Zimmer B, Lee Y, Puggelli A, et al. (2016) A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC–DC Converters in 28 nm FDSOI Ieee Journal of Solid-State Circuits |