Mikko H. Lipasti

Affiliations: 
University of Wisconsin, Madison, Madison, WI 
Area:
Electronics and Electrical Engineering, Computer Science
Google:
"Mikko Lipasti"

Children

Sign in to add trainee
Kevin M. Lepak grad student 2003 UW Madison
Harold W. Cain grad student 2004 UW Madison
Ilhyun Kim grad student 2004 UW Madison
Gordon B. Bell grad student 2007 UW Madison
Natalie D. Enright Jerger grad student 2008 UW Madison
Lixin Su grad student 2008 UW Madison
Erika Gunadi grad student 2010 UW Madison
Dana M. Vantrease grad student 2010 UW Madison
Atif G. Hashmi grad student 2011 UW Madison
Mitchell B. Hayenga grad student 2013 UW Madison
Andrew T. Nere grad student 2013 UW Madison
Sean B. Franey grad student 2014 UW Madison
Vignyan R. Kothinti Naresh grad student 2014 UW Madison
Mohammad A. Zulfiqar grad student 2014 UW Madison
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Palframan DJ, Kim NS, Lipasti MH. (2015) COP: To compress and protect main memory Proceedings - International Symposium On Computer Architecture. 13: 682-693
Gope D, Lipasti MH. (2015) Bias-Free Branch Predictor Proceedings of the Annual International Symposium On Microarchitecture, Micro. 2015: 521-532
Palframan DJ, Kim NS, Lipasti MH. (2015) iPatch: Intelligent fault patching to improve energy efficiency 2015 Ieee 21st International Symposium On High Performance Computer Architecture, Hpca 2015. 428-438
Hayenga M, Naresh VRK, Lipasti MH. (2014) Revolver: Processor architecture for power efficient loop execution Proceedings - International Symposium On High-Performance Computer Architecture. 591-602
Palframan DJ, Kim NS, Lipasti MH. (2014) Precision-aware soft error protection for GPUs Proceedings - International Symposium On High-Performance Computer Architecture. 49-59
Gope D, Lipasti MH. (2014) Atomic SC for simple in-order processors Proceedings - International Symposium On High-Performance Computer Architecture. 404-415
Palframan DJ, Kim NS, Lipasti MH. (2013) Resilient high-performance processors with spare RIBs Ieee Micro. 33: 26-34
Reddy V, Gilani SZ, Gunadi E, et al. (2013) REEL: Reducing effective execution latency of floating point operations Proceedings of the International Symposium On Low Power Electronics and Design. 187-192
Cain HW, Lipasti MH. (2012) Edge chasing delayed consistency: Pushing the limits of weak memory models Splash 2012: Races 2012 - Proceedings of the 2012 Acm Workshop On Relaxing Synchronization For Multicore and Manycore Scalability. 15-24
Palframan DJ, Kim NS, Lipasti MH. (2012) Mitigating random variation with spare RIBs: Redundant intermediate bitslices Proceedings of the International Conference On Dependable Systems and Networks
See more...