Eduard Cerny
Affiliations: | Université de Montréal, Montréal, Canada |
Area:
Computer ScienceGoogle:
"Eduard Cerny"Children
Sign in to add traineeSimona Gandrabur | grad student | 2000 | Université de Montréal |
Fen Jin | grad student | 2000 | Université de Montréal |
Mohammad-Sadegh Jahanpour | grad student | 2001 | Université de Montréal |
Jin Hou | grad student | 2002 | Université de Montréal |
Maroun Kassab | grad student | 2002 | Université de Montréal |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Mohamed OA, Song X, Cerny E, et al. (2004) Mdg-Based State Enumeration By Retiming And Circuit Transformation Journal of Circuits, Systems, and Computers. 13: 1111-1132 |
Mohamed OA, Song X, Cerny E. (2003) On the non-termination of M DG -based abstract state enumeration Theoretical Computer Science. 300: 161-179 |
Renault S, Cerny E. (2001) Improving termination of MDG-based abstract state enumeration via term schematization Electronic Notes in Theoretical Computer Science. 23: 61-78 |
Jahanpour MS, Cerny E. (2000) Compositional verification of an ATM switch module using interface recognizer/suppliers (IRS) Proceedings - Ieee International High-Level Design Validation and Test Workshop, Hldvt. 2000: 71-76 |
Abderrahman A, Cerny E, Kaminska B. (1999) Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 18: 332-345 |
Xu Y, Cerny E, Silburt A, et al. (1999) Practical Application of Formal Verification Techniques on a Frame Mux/Demux Chip from Nortel Semiconductors Lecture Notes in Computer Science. 110-124 |
Cloutier J, Cerny E, Guertin F. (1997) Model partitioning and the performance of distributed timewarp simulation of logic circuits Simulation Practice and Theory. 5: 83-99 |
Abderrahman A, Kaminska B, Cerny E. (1996) Optimization-Based Multifrequency Test Generation for Analog Circuits Journal of Electronic Testing. 9: 59-73 |
Cerny E, Hayes JP, Rumin NC. (1992) Accuracy of magnitude-class calculations in switch-level modeling Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 11: 443-452 |
Cerny E, Gecsei J. (1988) Functional Description of Connector-Switch-Attenuator Networks Ieee Transactions On Computers. 37: 111-114 |