Alexander Veidenbaum

Affiliations: 
University of California, Irvine, Irvine, CA 
Area:
Computer Science
Google:
"Alexander Veidenbaum"

Children

Sign in to add trainee
Weiyu Tang grad student 2004 UC Irvine
Dan Nicolaescu grad student 2006 UC Irvine
Jelena Trajkovic grad student 2009 UC Irvine
Nam L. Duong grad student 2014 UC Irvine
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Trajkovic J, Veidenbaum AV, Kejariwal A. (2008) Improving SDRAM access energy efficiency for low-power embedded systems Transactions On Embedded Computing Systems. 7
Nicolaescu D, Veidenbaum A, Nicolau A. (2008) Using a way cache to improve performance of set-associative caches Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 4759: 93-104
Nicolaescu D, Salamat B, Veidenbaum A, et al. (2006) Fast speculative address generation and way caching for reducing L1 data cache energy Ieee International Conference On Computer Design, Iccd 2006. 101-107
Nicolaescu D, Veidenbaum A. (2005) Understanding and comparing the performance of optimized JVMs Proceedings of the Innovative Architecture For Future Generation High-Performance Processors and Systems. 2005: 45-52
Nicolaescu D, Veidenbaum A, Nicolau A. (2004) Caching values in the load store queue Proceedings - Ieee Computer Society's Annual International Symposium On Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, Mascots. 580-587
Veidenbaum A, Nicolaescu D. (2004) Low energy, highly-associative cache design for embedded processors Proceedings - Ieee International Conference On Computer Design: Vlsi in Computers and Processors. 332-335
Aragon JL, Nicolaescu D, Veidenbaum A, et al. (2004) Energy-efficient design for highly associative instruction caches in next-generation embedded processors Proceedings - Design, Automation and Test in Europe Conference and Exhibition. 2: 1374-1375
Tang W, Veidenbaum A, Nicolau A. (2003) Dynamically adaptive fetch size prediction for data caches Proceedings of the Innovative Architecture For Future Generation High-Performance Processors and Systems. 2003: 40-44
Nicolaescu D, Veidenbaum A, Nicolau A. (2003) Reducing power consumption for high-associativity data caches in embedded processors Proceedings -Design, Automation and Test in Europe, Date. 1064-1068
Nicolaescu D, Veidenbaum A, Nicolau A. (2003) Reducing Data Cache Energy Consumption via Cached Load/Store Queue Proceedings of the International Symposium On Low Power Electronics and Design. 252-257
See more...