Rainer Domer
Affiliations: | University of California, Irvine, Irvine, CA |
Area:
Computer ScienceGoogle:
"Rainer Domer"Children
Sign in to add trainee| Pramod Chandraiah | grad student | 2008 | UC Irvine |
| Hans G. Schirner | grad student | 2008 | UC Irvine |
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Cheng Z, Schmidt T, Dömer R. (2020) Scaled Static Analysis and IP Reuse for Out-of-Order Parallel SystemC Simulation International Journal of Parallel Programming. 1-16 |
| Cheng Z, Dömer R. (2019) Analyzing Variable Entanglement for Parallel Simulation of SystemC TLM-2.0 Models Acm Transactions in Embedded Computing Systems. 18: 79 |
| Domer R. (2016) Seven Obstacles in the Way of Standard-Compliant Parallel SystemC Simulation Ieee Embedded Systems Letters. 8: 81-84 |
| Schmidt T, Grüttner K, Dömer R, et al. (2015) A program state machine based virtual processing model in SystemC Acm Sigbed Review. 11: 7-12 |
| Samei Y, Domer R. (2015) Powermonitor: A versatile API for automated power-aware ESL design Forum On Specification and Design Languages. 2015 |
| Chang CW, Domer R. (2015) Communication protocol analysis of transaction-level models using Satisfiability Modulo Theories 20th Asia and South Pacific Design Automation Conference, Asp-Dac 2015. 606-611 |
| Chang CW, Domer R. (2015) May-happen-in-parallel analysis of ESL models using UPPAAL model checking Proceedings -Design, Automation and Test in Europe, Date. 2015: 1567-1570 |
| Chen W, Han X, Domer R. (2014) May-happen-in-parallel analysis based on segment graphs for safe ESL models Proceedings -Design, Automation and Test in Europe, Date |
| Chen W, Han X, Chang C, et al. (2014) Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 33: 1859-1872 |
| Han X, Chen W, Domer R. (2013) Designer-in-the-loop recoding of ESL models using static parallel access conflict analysis Proceedings of the 16th International Workshop On Software and Compilers For Embedded Systems, M-Scopes 2013. 40-47 |