Sudarshan Banerjee, Ph.D.
Affiliations: | 2007 | University of California, Irvine, Irvine, CA |
Area:
Computer ScienceGoogle:
"Sudarshan Banerjee"Parents
Sign in to add mentorNikil Dutt | grad student | 2007 | UC Irvine | |
(Application mapping for platform FPGAs with partial dynamic reconfiguration.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Banerjee S, Bozorgzadeh E, Noguera J, et al. (2010) Bandwidth management in application mapping for dynamically reconfigurable architectures Acm Transactions On Reconfigurable Technology and Systems. 3 |
Banerjee S, Bozorgzadeh E, Dutt N. (2009) Exploiting application data-parallelism on dynamically reconfigurable architectures: Placement and architectural considerations Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 17: 234-247 |
Augustine J, Banerjee S, Irani S. (2009) Strip packing with precedence constraints and strip packing with release times Theoretical Computer Science. 410: 3792-3803 |
Kim M, Banerjee S, Dutt N, et al. (2008) Energy-aware cosynthesis of real-time multimedia applications on MPSoCs using heterogeneous scheduling policies Transactions On Embedded Computing Systems. 7 |
Banerjee S, Bozorgzadeh E, Dutt ND. (2006) Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 14: 1189-1202 |