Rajkishore Barik, Ph.D.
Affiliations: | 2010 | Rice University, Houston, TX |
Area:
Computer ScienceGoogle:
"Rajkishore Barik"Parents
Sign in to add mentor| Vivek Sarkar | grad student | 2010 | Rice University | |
| (Efficient optimization of memory accesses in parallel programs.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Farooqui N, Roy I, Chen Y, et al. (2018) Accelerating Data Analytics on Integrated GPU Platforms via Runtime Specialization International Journal of Parallel Programming. 46: 336-375 |
| Majeti D, Meel KS, Barik R, et al. (2016) Automatic data layout generation and kernel mapping for CPU+GPU architectures Proceedings of Cc 2016: the 25th International Conference On Compiler Construction. 240-250 |
| Majeti D, Meel KS, Barik R, et al. (2014) ADHA: Automatic data layout framework for heterogeneous architectures Parallel Architectures and Compilation Techniques - Conference Proceedings, Pact. 479-480 |
| Barik R, Kaleem R, Majeti D, et al. (2014) Efficient mapping of irregular C++ applications to integrated GPUs Proceedings of the 12th Acm/Ieee International Symposium On Code Generation and Optimization, Cgo 2014. 33-43 |
| Surendran R, Barik R, Zhao J, et al. (2014) Inter-iteration scalar replacement using array SSA form Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 8409: 40-60 |
| Majeti D, Barik R, Zhao J, et al. (2014) Compiler-driven data layout transformation for heterogeneous platforms Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 8374: 188-197 |
| Barik R, Zhao J, Sarkar V. (2013) A decoupled non-SSA global register allocation using Bipartite Liveness Graphs Transactions On Architecture and Code Optimization. 10 |
| Nandivada VK, Barik R. (2013) Improved bitwidth-aware variable packing Transactions On Architecture and Code Optimization. 10 |
| Barik R, Zhao J, Sarkar V. (2013) Interprocedural strength reduction of critical sections in explicitly-parallel programs Parallel Architectures and Compilation Techniques - Conference Proceedings, Pact. 29-40 |
| Barik R, Zhao J, Sarkar V. (2010) Automatic vector instruction selection for dynamic compilation Parallel Architectures and Compilation Techniques - Conference Proceedings, Pact. 573-574 |