Aydin I. Karsilayan, Ph.D.
Affiliations: | 2000 | Portland State University, Portland, OR, United States |
Area:
Electronics and Electrical EngineeringGoogle:
"Aydin Karsilayan"Parents
Sign in to add mentorRolf Schaumann | grad student | 2000 | Portland State University | |
(Automatic tuning of high-Q filters based on envelope detection.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Park C, Chen T, Noh K, et al. (2020) A 12-Bit 125-MS/s 2.5-Bit/Cycle SAR-Based Pipeline ADC Employing a Self-Biased Gain Boosting Amplifier Ieee Transactions On Circuits and Systems I-Regular Papers. 1-12 |
Almutairi FT, Karsilayan AI. (2020) Automatic tuning scheme for second order bandstop filters based on phase comparison Analog Integrated Circuits and Signal Processing. 102: 331-340 |
Jiang J, Kim J, Karsilayan AI, et al. (2019) A 3–6-GHz Highly Linear I-Channel Receiver With Over +3.0-dBm In-Band P 1dB and 200-MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio Applications Ieee Transactions On Circuits and Systems I-Regular Papers. 66: 3134-3147 |
Rodenbeck CT, Martinez M, Beun JB, et al. (2019) When Less Is More $\ldots$ Few Bit ADCs in RF Systems Ieee Access. 7: 12035-12046 |
Almutairi FT, Karsilayan AI. (2019) Fully-differential second-order tunable bandstop filter based on source follower Electronics Letters. 55: 122-124 |
Mincey JS, Silva-Martinez J, Karsilayan AI, et al. (2017) Blocker-Tolerant and High-Sensitivity $\Delta \Sigma $ Correlation Digitizer for Radar and Coherent Receiver Applications Ieee Transactions On Microwave Theory and Techniques. 65: 3453-3463 |
Silva-Martinez J, Karşılayan Aİ, Hu J, et al. (2016) Special Issue on the 57th International Midwest Symposium on Circuits and Systems Analog Integrated Circuits and Signal Processing. 88: 181-183 |
Park CJ, Onabajo M, Geddada HM, et al. (2015) Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 23: 1920-1930 |
Geddada HM, Park CJ, Jeon HJ, et al. (2015) Design techniques to improve blocker tolerance of continuous-time ΔΣ ADCs Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 23: 54-67 |
Damera S, Karşilayan AI, Silva-Martinez J. (2014) Design of minimally-invasive all-pole analog lowpass filters Midwest Symposium On Circuits and Systems. 1025-1028 |