Edmund M. Clarke
Affiliations: | 1982-2015 | Computer Science | Carnegie Mellon University, Pittsburgh, PA |
Website:
https://www.cs.cmu.edu/~emc/bio.htmlGoogle:
"Edmund M. Clarke"Bio:
Children
Sign in to add trainee| E Allen Emerson | grad student | 1981 | Harvard |
| Bhubaneswar Mishra | grad student | 1985 | Carnegie Mellon |
| David L. Dill | grad student | 1988 | Carnegie Mellon |
| Somesh Jha | grad student | 1996 | Carnegie Mellon |
| Alex Groce | grad student | 2005 | Carnegie Mellon |
| Bing Liu | post-doc | 2012-2014 | Carnegie Mellon |
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Janota M, Klieber W, Marques-Silva J, et al. (2016) Solving QBF with counterexample guided refinement Artificial Intelligence. 234: 1-25 |
| Zuliani P, Platzer A, Clarke EM. (2013) Bayesian statistical model checking with application to Stateflow/Simulink verification Formal Methods in System Design. 43: 338-367 |
| Zuliani P, Platzer A, Clarke EM. (2010) Bayesian statistical model checking with application to simulink/stateflow verification Hscc'10 - Proceedings of the 13th Acm International Conference On Hybrid Systems: Computation and Control. 243-252 |
| Clarke EM, Kurshan RP, Veith H. (2010) The localization reduction and counterexample-guided abstraction refinement Lecture Notes in Computer Science. 6200: 61-71 |
| Clarke EM, Emerson EA, Sifakis J. (2009) Model checking: Algorithmic verification and debugging Communications of the Acm. 52: 74-84 |
| Mathur A, Fujita M, Clarke E, et al. (2009) Functional Equivalence Verification Tools in High-Level Synthesis Flows Ieee Design & Test of Computers. 26: 88-95 |
| Jha SK, Clarke EM, Langmead CJ, et al. (2009) A bayesian approach to model checking biological systems Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 5688: 218-234 |
| Jain H, Kroening D, Sharygina N, et al. (2008) Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 27: 366-379 |
| Lerda F, Kapinski J, Maka H, et al. (2008) Model checking in-the-loop: Finding counterexamples by systematic simulation Proceedings of the American Control Conference. 2734-2740 |
| Chaki S, Clarke E, Jha S, et al. (2005) An Iterative Framework for Simulation Conformance Journal of Logic and Computation. 15: 465-488 |