Weidong Kuang, Ph.D. - Publications

Affiliations: 
2003 University of Central Florida, Orlando, FL, United States 
Area:
Electronics and Electrical Engineering, Computer Science

17 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2013 Kuang W. Correction and comment on 'an adaptive resolution asynchronous ADC architecture for data compression in energy constrained sensing applications' Ieee Transactions On Circuits and Systems I: Regular Papers. 60: 1097-1099. DOI: 10.1109/Tcsi.2012.2215397  0.319
2011 Zhao P, McNeely J, Kuang W, Wang N, Wang Z. Design of Sequential Elements for Low Power Clocking System Ieee Transactions On Very Large Scale Integration Systems. 19: 914-918. DOI: 10.1109/Tvlsi.2009.2038705  0.408
2011 Kuang W, Bai Y. Soft error in FPGA-implemented asynchronous circuits Proceedings of the 2011 7th Southern Conference On Programmable Logic, Spl 2011. 221-226. DOI: 10.1109/SPL.2011.5782652  0.355
2011 Bai Y, Kuang W. Design of asynchronous circuits on FPGAs for soft error tolerance Proceedings - 2011 14th Euromicro Conference On Digital System Design: Architectures, Methods and Tools, Dsd 2011. 247-253. DOI: 10.1109/DSD.2011.35  0.373
2010 Kuang W, Zhao P, Yuan JS, DeMara RF. Design of asynchronous circuits for high soft error tolerance in deep submicrometer CMOS circuits Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 18: 410-422. DOI: 10.1109/Tvlsi.2008.2011554  0.436
2009 Zhao P, McNeely JB, Golconda PK, Venigalla S, Wang N, Bayoumi MA, Kuang W, Downey L. Low-power clocked-pseudo-NMOS flip-flop for level conversion in dual supply systems Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 17: 1196-1202. DOI: 10.1109/Tvlsi.2008.2002426  0.407
2008 Trew RJ, Liu Y, Kuang W, Bilbro GL. Reliability modeling of high voltage AlGaN/GaN and GaAs field-effect transistors Proceedings of Spie - the International Society For Optical Engineering. 6894. DOI: 10.1117/12.764958  0.354
2008 Kuang W, Cao L, Yu C, Yuan JS. PMOS breakdown effects on digital circuits – Modeling and analysis Microelectronics Reliability. 48: 1597-1600. DOI: 10.1016/J.Microrel.2008.06.019  0.583
2008 Trew J, Kuang W, Liu Y, Bilbro GL. Time-dependent RF performance degradation modeling of AlGaN/GaN HFETs 2008 17th International Conference On Microwaves, Radar and Wireless Communications, Mikon 2008 0.397
2007 Zhao P, McNeely J, Golconda P, Bayoumi MA, Barcenas RA, Kuang W. Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 15: 338-345. DOI: 10.1109/Tvlsi.2007.893623  0.45
2007 Kuang W, Ibarra CM, Zhao P. Soft error hardening for asynchronous circuits Proceedings - Ieee International Symposium On Defect and Fault Tolerance in Vlsi Systems. 273-281. DOI: 10.1109/DFT.2007.15  0.341
2004 Yuan JS, Kuang W. Teaching asynchronous design in digital integrated circuits Ieee Transactions On Education. 47: 397-404. DOI: 10.1109/Te.2004.825923  0.564
2004 Kuang W, Yuan JS. Energy-efficient self-timed circuit design using supply voltage scaling Iee Proceedings: Circuits, Devices and Systems. 151: 278-284. DOI: 10.1049/ip-cds:20040296  0.587
2003 Kuang W, Yuan JS, Ejnioui A. Supply voltage scalable system design using self-timed circuits Proceedings of Ieee Computer Society Annual Symposium On Vlsi, Isvlsi. 2003: 161-166. DOI: 10.1109/ISVLSI.2003.1183368  0.486
2003 Kuang W, Yuan JS. An adaptive supply-voltage scheme for low power self-timed CMOS digital design Proceedings of the Ieee International Conference On Vlsi Design. 2003: 315-319. DOI: 10.1109/ICVD.2003.1183156  0.583
2002 Kuang W, Yuan JS. Low power operation using self-timed circuits and ultra-low supply voltage Proceedings of the International Conference On Microelectronics, Icm. 2002: 185-188. DOI: 10.1109/ICM-02.2002.1161526  0.598
2002 Kuang W, Yuan JS. Soft digital signal processing using self-timed circuits Ieee International Conference On Semiconductor Electronics, Proceedings, Icse. 194-198.  0.599
Show low-probability matches.