Joonseok Park, Ph.D. - Publications

2004 University of Southern California, Los Angeles, CA, United States 
Computer Science, Electronics and Electrical Engineering

4 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2011 Park J, Diniz PC. Data reorganization and prefetching of pointer-based data structures Ieee Design and Test of Computers. 28: 38-46. DOI: 10.1109/Mdt.2011.45  0.497
2008 Ro WW, Yi J, Park JS, Park J. Simultaneous thin-thread processors for low-power embedded systems Ieice Electronics Express. 5: 802-808. DOI: 10.1587/Elex.5.802  0.321
2008 Park J, Diniz PC. Partial data reuse for nested loop computations: Design space exploration for FPGA implementations International Journal of Electronics. 95: 705-723. DOI: 10.1080/00207210801924396  0.543
2005 Diniz PC, Hall MW, Park J, So B, Ziegler HE. Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system Microprocessors and Microsystems. 29: 51-62. DOI: 10.1016/J.Micpro.2004.06.007  0.532
Show low-probability matches.