Edward Steinberg Davidson

Affiliations: 
University of Michigan, Ann Arbor, Ann Arbor, MI 
 University of Illinois, Urbana-Champaign, Urbana-Champaign, IL 
Google:
"Edward Davidson"

Parents

Sign in to add mentor
Gernot Albert Metze grad student 1968 UIUC
 (An algorithm for NAND decomposition of combinational switching functions)
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Eichenberger AE, Davidson ES, Abraham SG. (2014) Optimum modulo schedules for minimum register requirements Proceedings of the International Conference On Supercomputing. 227-236
Eichenberger AE, Davidson ES, Abraham SG. (2014) Author retrospective for optimum modulo schedules for minimum register requirements Proceedings of the International Conference On Supercomputing. 35-36
Victor MN, Silzars AK, Davidson ES. (2008) A freespace crossbar for multi-core processors Proceedings of the International Conference On Supercomputing. 56-62
Srinivasan V, Davidson ES, Tyson GS. (2004) A Prefetch Taxonomy Ieee Transactions On Computers. 53: 126-140
Smelyanskiy M, Mahlke S, Davidson ES. (2004) Probabilistic predicate-aware modulo scheduling International Symposium On Code Generation and Optimization, Cgo. 151-162
Annavaram M, Patel JM, Davidson ES. (2003) Call graph prefetching for database applications Acm Transactions On Computer Systems. 21: 412-444
Smelyanskiy M, Mahlke SA, Davidson ES, et al. (2003) Predicate-aware scheduling: A technique for reducing resource constraints International Symposium On Code Generation and Optimization, Cgo 2003. 169-178
Vlaovic S, Davidson ES. (2002) Boosting trace cache performance with NonHead Miss Speculation Proceedings of the International Conference On Supercomputing. 179-188
Vlaovic S, Davidson ES. (2002) TAXI: Trace analysis for X86 interpretation Proceedings - Ieee International Conference On Computer Design: Vlsi in Computers and Processors. 508-514
Tyson GS, Smelyanskiy M, Davidson ES. (2001) Evaluating the use of register queues in software pipelined loops Ieee Transactions On Computers. 50: 769-783
See more...