Arthur Abnous, Ph.D.

2001 University of California, Berkeley, Berkeley, CA 
Communications & Networking (COMNET); Design, Modeling and Analysis (DMA); Energy (ENE); Integrated Circuits (INC); Signal Processing (SP); Computer architecture
"Arthur Abnous"


Sign in to add mentor
Jan M. Rabaey grad student 2001 UC Berkeley
 (Low-power domain specific processors for digital signal processing.)
BETA: Related publications


You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Wan M, Zhang H, George V, et al. (2001) Design methodology of a low-energy reconfigurable single-chip DSP system Journal of Vlsi Signal Processing Systems For Signal, Image, and Video Technology. 28: 47-61
Zhang H, Prabhu V, George V, et al. (2000) 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing Ieee Journal of Solid-State Circuits. 35: 1697-1704
Zhang H, Prabhu V, George V, et al. (2000) A 1V heterogeneous reconfigurable processor IC for baseband wireless applications Digest of Technical Papers - Ieee International Solid-State Circuits Conference. 68-69
Abnous A, Seno K, Ichikawa Y, et al. (1998) Evaluation of a low-power reconfigurable DSP architecture Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). 1388: 55-60
Rabaey JM, Abnous A, Ichikawa Y, et al. (1997) Heterogeneous reconfigurable systems Ieee Workshop On Signal Processing Systems, Sips: Design and Implementation. 24-34
Abnous A, Rabaey J. (1996) Ultra-low-power domain-specific multimedia processors Ieee Workshop On Vlsi Signal Processing, Proceedings. 461-470
Abnous A, Bagherzadeh N. (1995) Architectural design and analysis of a VLIW processor Computers and Electrical Engineering. 21: 119-142
Abnous A, Bagherzadeh N. (1994) Pipelining and Bypassing in a VLIW Processor Ieee Transactions On Parallel and Distributed Systems. 5: 658-664
Gray J, Naylor A, Abnous A, et al. (1993) VIPER: A VLIW Integer Microprocessor Ieee Journal of Solid-State Circuits. 28: 1377-1382
Gray J, Naylor A, Abnous A, et al. (1993) VIPER: A 25-MHz, 100-MIPS peak VLIW microprocessor Proceedings of the Custom Integrated Circuits Conference. 4.1.1-4.1.5
See more...