Kamal S. Khouri, Ph.D.
Affiliations: | 2000 | Princeton University, Princeton, NJ |
Area:
Biological & Biomedical,Computing & Networking,Energy & Environment,High-Performance Computing,Integrated Electronic Systems,Nanotechnologies,Quantum Information,SecurityGoogle:
"Kamal Khouri"Parents
Sign in to add mentorNiraj K. Jha | grad student | 2000 | Princeton | |
(Power and performance analysis and optimization techniques for high -level synthesis.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Gupta A, Dutt ND, Kurdahi FJ, et al. (2007) LEAF: A system level leakage-aware floorplanner for SoCs Proceedings of the Asia and South Pacific Design Automation Conference, Asp-Dac. 274-279 |
Gupta A, Dutt N, Kurdahi F, et al. (2006) Floorplan driven leakage power aware IP-based SoC design space exploration Codes+Isss 2006: Proceedings of the 4th International Conference On Hardware Software Codesign and System Synthesis. 118-123 |
Khouri KS, Lakshminarayana G, Jha NK. (2005) Memory binding for performance optimization of control-flow intensive behavioral descriptions Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 13: 513-523 |
Lakshminarayana G, Raghunathan A, Khouri KS, et al. (2004) Common-Case Computation: A High-Level Energy and Performance Optimization Technique Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 23: 33-49 |
Mamidipaka M, Khouri K, Dutt N, et al. (2004) Analytical models for leakage power estimation of memory array structures Second Ieee/Acm/Ifip International Conference On Hardware/Software Codesign and Systems Synthesis, Codes+Isss 2004. 146-151 |
Khouri KS, Jha NK. (2002) Leakage power analysis and reduction during behavioral synthesis Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 10: 876-885 |
Khouri KS, Jha NK. (2001) Clock selection for performance optimization of control-flow intensive behaviors Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 20: 158-165 |
Khouri KS, Lakshminarayana G, Jha NK. (1999) High-level synthesis of low-power control-flow intensive circuits Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 18: 1715-1729 |
Lakshminarayana G, Khouri KS, Jha NK. (1999) Wavesched: A novel scheduling technique for control-flow intensive designs Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 18: 505-523 |
Khouri KS, Lakshminarayana G, Jha NK. (1999) Memory binding for performance optimization of control-flow intensive behaviors Ieee/Acm International Conference On Computer-Aided Design, Digest of Technical Papers. 482-488 |