Bo Yao, Ph.D.

Affiliations: 
2005 University of California, San Diego, La Jolla, CA 
Area:
Computer Science, Electronics and Electrical Engineering
Google:
"Bo Yao"

Parents

Sign in to add mentor
Chung-Kuan Cheng grad student 2005 UCSD
 (Physical planning of VLSI layout.)
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Zhang L, Zhang Y, Chen H, et al. (2011) On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals Ieee Transactions On Very Large Scale Integration Systems. 19: 520-524
Zhou S, Yao B, Chen H, et al. (2007) Efficient timing analysis with known false paths using biclique covering Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 26: 959-969
Yao B, Chen H, Cheng C, et al. (2003) Floorplan representations: Complexity and connections Acm Transactions On Design Automation of Electronic Systems. 8: 55-80
See more...