Radu Teodorescu
Affiliations: | Computer Science and Engineering | Ohio State University, Columbus, Columbus, OH |
Area:
Electronics and Electrical EngineeringGoogle:
"Radu Teodorescu"
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Bacha A, Teodorescu R. (2015) Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors Proceedings of the Annual International Symposium On Microarchitecture, Micro. 2015: 306-318 |
| Bacha A, Teodorescu R. (2013) Dynamic reduction of voltage margins by leveraging on-chip ECC in itanium II processors Proceedings - International Symposium On Computer Architecture. 297-307 |
| Miller T, Surapaneni N, Teodorescu R. (2013) Runtime failure rate targeting for energy-efficient reliability in chip microprocessors Concurrency Computation Practice and Experience. 25: 790-807 |
| Miller TN, Thomas R, Teodorescu R. (2012) Mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed units Ieee Computer Architecture Letters. 11: 45-48 |
| Trintis I, Munk-Nielsen S, Teodorescu R. (2011) A new modular multilevel converter with integrated energy storage Iecon Proceedings (Industrial Electronics Conference). 1075-1080 |
| Vasquez JC, Guerrero JM, Savaghebi M, et al. (2011) Modeling, analysis, and design of stationary reference frame droop controlled parallel three-phase voltage source inverters 8th International Conference On Power Electronics - Ecce Asia: "Green World With Power Electronics", Icpe 2011-Ecce Asia. 272-279 |
| Miller T, Surapaneni N, Teodorescu R. (2010) Flexible error protection for energy efficient reliable architectures Proceedings - 22nd International Symposium On Computer Architecture and High Performance Computing, Sbac-Pad 2010. 1-8 |
| Sarangi SR, Greskamp B, Teodorescu R, et al. (2008) VARIUS: A model of process variation and resulting timing errors for microarchitects Ieee Transactions On Semiconductor Manufacturing. 21: 3-13 |