Volodymyr Kratyuk, Ph.D.
Affiliations: | 2007 | Oregon State University, Corvallis, OR |
Area:
Electronics and Electrical EngineeringGoogle:
"Volodymyr Kratyuk"Parents
Sign in to add mentor| Un-Ku Moon | grad student | 2007 | Oregon State | |
| (Digital phase -locked loops for multi-GHz clock generation.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Hanumolu PK, Kratyuk V, Wei GY, et al. (2008) A sub-picosecond resolution 0.5-1.5 GHz digital-to-phase converter Ieee Journal of Solid-State Circuits. 43: 414-423 |
| Kratyuk V, Hanumolu PK, Mayaram K, et al. (2008) A 0.6GHz to 2GHz digital PLL with wide tracking range Proceedings of the Custom Integrated Circuits Conference. 305-308 |
| Kim MG, Kratyuk V, Hanumolu PK, et al. (2008) An 8mW 10b 50MS/s pipelined ADC using 25dB opamp Proceedings of 2008 Ieee Asian Solid-State Circuits Conference, a-Sscc 2008. 49-52 |
| Kratyuk V, Hanumolu PK, Moon UK, et al. (2007) A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy Ieee Transactions On Circuits and Systems Ii: Express Briefs. 54: 247-251 |
| Kratyuk V, Hanumolu PK, Moon UK, et al. (2007) Frequency detector for fast frequency lock of digital PLLs Electronics Letters. 43: 13-15 |
| Hanumolu PK, Kratyuk V, Wei GY, et al. (2006) A sub-picosecond resolution 0.5-1.5GHz digital-to-phase converter Ieee Symposium On Vlsi Circuits, Digest of Technical Papers. 75-76 |
| Kratyuk V, Hanumolu PK, Ok K, et al. (2006) A digital PLL with a stochastic time-to-digital converter Ieee Symposium On Vlsi Circuits, Digest of Technical Papers. 31-32 |
| Behera M, Kratyuk V, De SK, et al. (2005) Accurate simulation of RF MEMS VCO performance including phase noise Journal of Microelectromechanical Systems. 14: 313-325 |
| Kratyuk V, Vytyaz I, Moon UK, et al. (2005) Analysis of supply and ground noise sensitivity in ring and LC oscillators Proceedings - Ieee International Symposium On Circuits and Systems. 5986-5989 |
| Kratyuk V, Hanumolu PK, Moon UK, et al. (2005) A low spur fractional-N frequency synthesizer architecture Proceedings - Ieee International Symposium On Circuits and Systems. 2807-2810 |