Dinesh Ramanathan
Affiliations: | 2000 | University of California, Irvine, Irvine, CA |
Google:
"Dinesh Ramanathan"Parents
Sign in to add mentorRajesh K. Gupta | grad student | 2000 | UC Irvine | |
(High-level timing and power analysis of embedded systems.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Ramanathan D, Irani S, Gupta RK. (2002) An analysis of system level power management algorithms and their effects on latency Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 21: 291-305 |