Christos Vezyrtzis, Ph.D. - Publications

Affiliations: 
2013 Electrical Engineering Columbia University, New York, NY 
Area:
Asynchronous and Mixed-Timing Digital Circuits and Systems, Computer-Aided Design, Networks-on-Chip, Interconnection Networks for Parallel Processors, Low-Power Digital Design

5 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2018 Berry CJ, Warnock JD, Badar J, Bair DG, Behnen E, Bell B, Buyuktosunoglu A, Cavitt C, Chuang P, Geva O, Hamid D, Isakson J, Lobo P, Malgioglio F, Mayer G, ... ... Vezyrtzis C, et al. IBM z14 design methodology enhancements in the 14-nm technology node Journal of Reproduction and Development. 62: 1-1. DOI: 10.1147/Jrd.2018.2800218  0.374
2015 Vezyrtzis C, Tsividis Y, Nowick SM. Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 23: 2009-2022. DOI: 10.1109/Tvlsi.2014.2359371  0.579
2014 Vezyrtzis C, Jiang W, Nowick SM, Tsividis Y. A flexible, event-driven digital filter with frequency response independent of input sample rate Ieee Journal of Solid-State Circuits. 49: 2292-2304. DOI: 10.1109/Jssc.2014.2336532  0.582
2013 Vezyrtzis C, Jiang W, Nowick SM, Tsividis Y. A flexible, clockless digital filter European Solid-State Circuits Conference. 65-68. DOI: 10.1109/ESSCIRC.2013.6649073  0.583
2012 Vezyrtzis C, Tsividis Y, Nowick SM. Designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications Proceedings - Ieee International Conference On Computer Design: Vlsi in Computers and Processors. 329-336. DOI: 10.1109/ICCD.2012.6378660  0.606
Show low-probability matches.