☰

Changkyu Kim, Ph.D. - Publications

Affiliations: 
2007 Computer Science University of Texas at Austin, Austin, Texas, U.S.A. 
Area:
Computer Science
Tree Info Similar researchers PubMed Report error

9 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2012 Govindaraju V, Ho CH, Nowatzki T, Chhugani J, Satish N, Sankaralingam K, Kim C. DySER: Unifying functionality and parallelism specialization for energy-efficient computing Ieee Micro. 32: 38-51. DOI: 10.1109/Mm.2012.51  0.389
2011 Kim C, Chhugani J, Satish N, Sedlar E, Nguyen AD, Kaldewey T, Lee VW, Brandt SA, Dubey P. Designing fast architecture-sensitive tree search on modern multicore/many-core processors Acm Transactions On Database Systems. 36. DOI: 10.1145/2043652.2043655  0.441
2010 Hughes CJ, Kim C, Chen YK. Performance and energy implications of many-core caches for throughput computing Ieee Micro. 30: 25-35. DOI: 10.1109/Mm.2010.83  0.424
2008 Gulati DP, Kim C, Sethumadhavan S, Keckler SW, Burger D. Multitasking workload scheduling on flexible-core chip multiprocessors Parallel Architectures and Compilation Techniques - Conference Proceedings, Pact. 187-196. DOI: 10.1145/1399972.1399981  0.449
2008 Kumar S, Chhugani J, Kim C, Kim D, Nguyen A, Dubey P, Bienia C, Kim Y. Second life and the new generation of virtual worlds Computer. 41: 46-53. DOI: 10.1109/Mc.2008.398  0.313
2007 Gratz P, Kim C, Sankaralingam K, Hanson H, Shivakumar P, Keckler SW, Burger D. On-chip interconnection networks of the TRIPS chip Ieee Micro. 27: 41-50. DOI: 10.1109/Mm.2007.90  0.645
2004 Sankaralingam K, Nagarajan R, Liu H, Kim C, Huh J, Ranganathan N, Burger D, Keckler SW, McDonald RG, Moore CR. TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP Acm Transactions On Architecture and Code Optimization. 1: 62-93. DOI: 10.1145/980152.980156  0.663
2003 Kim C, Burger D, Keckler SW. Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches Ieee Micro. 23. DOI: 10.1109/Mm.2003.1261393  0.656
2003 Sankaralingam K, Nagarajan R, Liu H, Kim C, Huh J, Burger D, Keckler SW, Moore CR. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture Conference Proceedings - Annual International Symposium On Computer Architecture, Isca. 422-433. DOI: 10.1109/Mm.2003.1261386  0.664
Show low-probability matches.