Rama S. Sangireddy, Ph.D.
Affiliations: | 2003 | Iowa State University, Ames, IA, United States |
Area:
Electronics and Electrical Engineering, Computer ScienceGoogle:
"Rama Sangireddy"Parents
Sign in to add mentor| Arun K. Somani | grad student | 2003 | Iowa State | |
| (On -chip adaptive components for balanced computing.) | ||||
BETA: Related publications
See more...
Publications
|
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
| Wang H, Sangireddy R. (2008) Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution Microprocessors and Microsystems. 32: 375-385 |
| Sangireddy R. (2007) Register port complexity reduction in wide-issue processors with selective instruction execution Microprocessors and Microsystems. 31: 51-62 |
| Sangireddy R, Somani AK. (2006) On-chip adaptive circuits for fast media processing Ieee Transactions On Circuits and Systems Ii: Express Briefs. 53: 946-950 |
| Sangireddy R, Futamura N, Aluru S, et al. (2005) Scalable, memory efficient, high-speed IP lookup algorithms Ieee Acm Transactions On Networking. 13: 802-812 |