Ali Namazi, Ph.D.

Affiliations: 
2010 University of Texas at Dallas, Richardson, TX, United States 
Area:
Electronics and Electrical Engineering
Google:
"Ali Namazi"

Parents

Sign in to add mentor
Mehrdad Nourani grad student 2010 UT Dallas
 (Design-for-reliability techniques for nanometer VLSI.)
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Namazi A, Abdollahi M. (2016) LPVM: Low-power variation-mitigant adder architecture using carry expedition Ceur Workshop Proceedings. 1566: 41-44
Bloom G, Narahari B, Simha R, et al. (2015) FPGA SoC architecture and runtime to prevent hardware Trojans from leaking secrets Proceedings of the 2015 Ieee International Symposium On Hardware-Oriented Security and Trust, Host 2015. 48-51
Askari S, Nourani M, Namazi A. (2011) Fault-tolerant A/D converter using analogue voting Iet Circuits, Devices and Systems. 5: 462-470
Fazeli M, Namazi A, Miremadi SG, et al. (2011) Operand Width Aware Hardware Reuse: A low cost fault-tolerant approach to ALU design in embedded processors Microelectronics Reliability. 51: 2374-2387
Namazi A, Nourani M, Saquib M. (2010) A fault-tolerant interconnect mechanism for NMR nanoarchitectures Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 18: 1433-1446
Namazi A, Nourani M. (2010) Gate-level redundancy: A new design-for-reliability paradigm for nanotechnologies Ieee Transactions On Very Large Scale Integration (Vlsi) Systems. 18: 775-786
Fazeli M, Namazi A, Miremadi SG. (2010) Robust register caching: An energy-efficient circuit-level technique to combat soft errors in embedded processors Ieee Transactions On Device and Materials Reliability. 10: 208-221
Namazi A, Sedaghat Y, Miremadi SG, et al. (2009) A low-cost fault-tolerant technique for carry look-ahead adder 2009 15th Ieee International On-Line Testing Symposium, Iolts 2009. 217-222
Fazeli M, Namazi A, Miremadi SG. (2009) An energy efficient circuit level technique to protect register file from MBUs and SETs in embedded processors Proceedings of the International Conference On Dependable Systems and Networks. 195-204
Nourani M, Namazi A, Askari S. (2009) Fault tolerant circuits for highly reliable systems Ieee Aerospace Conference Proceedings
See more...