Mahzad Azarmehr, Ph.D.
Affiliations: | 2011 | ELECTRICAL ENGINEERING | University of Windsor, Windsor, Canada |
Area:
Electronics and Electrical EngineeringGoogle:
"Mahzad Azarmehr"Parents
Sign in to add mentorMajid Ahmadi | grad student | 2011 | University of Windsor | |
(Arithmetic with the Two-Dimensional Logarithmic Number System (2DLNS).) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Azarmehr M, Rashidzadeh R, Ahmadi M. (2012) Low-power oscillator for passive radio frequency identification transponders Iet Circuits, Devices and Systems. 6: 79-84 |
Azarmehr M, Ahmadi M. (2012) Low-power Finite Impulse Response (FIR) filter design using two-dimensional logarithmic number system (2DLNS) representations Circuits, Systems, and Signal Processing. 31: 2075-2091 |
Azarmehr M, Muscedere R. (2011) A RISC architecture for 2DLNS-based signal processing International Journal of High Performance Systems Architecture. 3: 149-156 |
Azarmehr M, Ahmadi M, Jullien GA. (2011) A two-dimensional Logarithmic Number System (2DLNS)-based Finite Impulse Response (FIR) filter design 2011 Ieee 9th International New Circuits and Systems Conference, Newcas 2011. 37-40 |
Azarmehr M, Ahmadi M, Jullien GA. (2010) Recursive architectures for 2DLNS multiplication Iscas 2010 - 2010 Ieee International Symposium On Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 3869-3872 |
Azarmehr M, Rashidzadeh R, Ahmadi M. (2010) High-speed CMOS track-and-hold with an offset cancellation replica circuit Iscas 2010 - 2010 Ieee International Symposium On Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 4297-4300 |
Azarmehr M, Ahmadi M, Jullien GA, et al. (2010) High-speed and low-power reconfigurable architectures of 2-digit two-dimensional logarithmic number system-based recursive multipliers Iet Circuits, Devices and Systems. 4: 374-381 |