☰

Jri Lee, Ph.D. - Publications

Affiliations: 
2003 University of California, Los Angeles, Los Angeles, CA 
Area:
Analog, RF, mixed-signal integrated circuit design, dual-standard RF transceivers, phase-locked systems and frequency synthesizers, A/D and D/A converters, high-speed data communication circuits
Tree Info Similar researchers PubMed Report error

19 high-probability publications. We are testing a new system for linking publications to authors. You can help! If you notice any inaccuracies, please sign in and mark papers as correct or incorrect matches. If you identify any major omissions or other inaccuracies in the publication list, please let us know.

Year Citation  Score
2015 Lee J, Chiang PC, Peng PJ, Chen LY, Weng CC. Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies Ieee Journal of Solid-State Circuits. DOI: 10.1109/Jssc.2015.2433269  0.423
2015 Peng P, Chen P, Kao C, Chen Y, Lee J. A 94 GHz 3D Image Radar Engine With 4TX/4RX Beamforming Scan Technique in 65 nm CMOS Technology Ieee Journal of Solid-State Circuits. 50: 656-668. DOI: 10.1109/Jssc.2014.2385758  0.426
2014 Chiang PC, Jiang JY, Hung HW, Wu CY, Chen GS, Lee J. 4×25 Gb/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS Technology Ieee Journal of Solid-State Circuits. DOI: 10.1109/Jssc.2014.2365700  0.371
2012 Chen M, Shih Y, Lin C, Hung H, Lee J. A Fully-Integrated 40-Gb/s Transceiver in 65-nm CMOS Technology Ieee Journal of Solid-State Circuits. 47: 627-640. DOI: 10.1109/Jssc.2011.2176635  0.456
2011 Wrammert J, Koutsonanos D, Li GM, Edupuganti S, Sui J, Morrissey M, McCausland M, Skountzou I, Hornig M, Lipkin WI, Mehta A, Razavi B, Del Rio C, Zheng NY, Lee JH, et al. Broadly cross-reactive antibodies dominate the human B cell response against 2009 pandemic H1N1 influenza virus infection. The Journal of Experimental Medicine. 208: 181-93. PMID 21220454 DOI: 10.1084/Jem.20101352  0.421
2011 Huang S, Yeh Y, Wang H, Chen P, Lee J. $W$ -Band BPSK and QPSK Transceivers With Costas-Loop Carrier Recovery in 65-nm CMOS Technology Ieee Journal of Solid-State Circuits. 46: 3033-3046. DOI: 10.1109/Jssc.2011.2166469  0.463
2011 Wrammert J, Koutsonanos D, Li GM, Edupuganti S, Sui J, Morrissey M, McCausland M, Skountzou I, Hornig M, Lipkin WI, Mehta A, Razavi B, Del Rio C, Zheng NY, Lee JH, et al. Broadly cross-reactive antibodies dominate the human B cell response against 2009 pandemic H1N1 influenza virus infection (The Journal of Experimental Medicine (2011) 208, 1, (181-193)) Journal of Experimental Medicine. 208: 411. DOI: 10.1084/jem.201013522082c  0.419
2010 Wu K, Lee J. A 2 $\,\times\,$ 25-Gb/s Receiver With 2:5 DMUX for 100-Gb/s Ethernet Ieee Journal of Solid-State Circuits. 45: 2421-2432. DOI: 10.1109/Jssc.2010.2074291  0.423
2010 Wang H, Lee J. A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology Ieee Journal of Solid-State Circuits. 45: 909-920. DOI: 10.1109/Jssc.2010.2040117  0.45
2009 Lee J, Wu K. A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition Ieee Journal of Solid-State Circuits. 44: 3590-3602. DOI: 10.1109/Jssc.2009.2031042  0.51
2009 Lee J, Wang H. Study of Subharmonically Injection-Locked PLLs Ieee Journal of Solid-State Circuits. 44: 1539-1553. DOI: 10.1109/Jssc.2009.2016701  0.433
2008 Lee J, Liu M, Wang H. A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology Ieee Journal of Solid-State Circuits. 43: 1414-1426. DOI: 10.1109/Jssc.2008.922719  0.502
2008 Lee J, Chen M, Wang H. Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data Ieee Journal of Solid-State Circuits. 43: 2120-2133. DOI: 10.1109/Jssc.2008.2001934  0.381
2008 Lee J, Liu M. A 20-Gb/s Burst-Mode Clock and Data Recovery Circuit Using Injection-Locking Technique Ieee Journal of Solid-State Circuits. 43: 619-630. DOI: 10.1109/Jssc.2007.916598  0.482
2006 Lee J. A 20-Gb/s Adaptive Equalizer in 0.13- $muhbox m$ CMOS Technology Ieee Journal of Solid-State Circuits. 41: 2058-2066. DOI: 10.1109/Jssc.2006.880629  0.481
2006 Lee J. High-speed circuit designs for transmitters in broadband data links Ieee Journal of Solid-State Circuits. 41: 1004-1015. DOI: 10.1109/Jssc.2006.872871  0.47
2006 Lee J. A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18-/spl mu/m CMOS technology Ieee Journal of Solid-State Circuits. 41: 566-573. DOI: 10.1109/Jssc.2005.864120  0.449
2004 Lee J, Kundert KS, Razavi B. Analysis and modeling of bang-bang clock and data recovery circuits Ieee Journal of Solid-State Circuits. 39: 1571-1580. DOI: 10.1109/Jssc.2004.831600  0.538
2004 Lee J, Razavi B. A 40-GHz Frequency Divider in 0.18-μm CMOS Technology Ieee Journal of Solid-State Circuits. 39: 594-601. DOI: 10.1109/Jssc.2004.825119  0.562
Show low-probability matches.