José Luís Güntzel - Publications
Affiliations: | 2007- | Informatics and Statistics | Federal University of Santa Catarina - UFSC |
Area:
Microelectronics, EDA (Electronic Design Automation), VLSI architectures for video compression, SoCs and MPSoCsYear | Citation | Score | |||
---|---|---|---|---|---|
2020 | Hubner M, Guntzel JL. Guest Editors’ Introduction: SBCCI 2018 Ieee Design & Test of Computers. 37: 5-6. DOI: 10.1109/Mdat.2020.2989094 | 0.311 | |||
2019 | Seidel I, Monteiro M, Bonotto B, Agostini LV, Guntzel JL. Energy-Efficient Hadamard-Based SATD Hardware Architectures Through Calculation Reuse Ieee Transactions On Circuits and Systems I-Regular Papers. 66: 2102-2115. DOI: 10.1109/Tcsi.2019.2900004 | 0.501 | |||
2017 | Livramento V, Liu D, Chowdhury S, Yu B, Xu X, Pan DZ, Guntzel JL, Santos LCVd. Incremental Layer Assignment Driven by an External Signoff Timing Engine Ieee Transactions On Computer-Aided Design of Integrated Circuits and Systems. 36: 1126-1139. DOI: 10.1109/Tcad.2016.2638450 | 0.318 | |||
2016 | Livramento V, Netto R, Guth C, Güntzel JL, Santos LCVD. Clock-Tree-Aware Incremental Timing-Driven Placement Acm Transactions On Design Automation of Electronic Systems. 21: 38. DOI: 10.1145/2858793 | 0.363 | |||
2015 | Seidel I, Bräscher AB, Monteiro M, Güntzel JL. Towards optimal use of pel decimation to trade off quality for energy Analog Integrated Circuits and Signal Processing. 85: 107-128. DOI: 10.1007/S10470-015-0575-2 | 0.501 | |||
2014 | Livramento VS, Guth C, Güntzel JL, Johann MO. A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation Acm Transactions On Design Automation of Electronic Systems. 19: 40. DOI: 10.1145/2647956 | 0.334 | |||
Show low-probability matches. |