Josep Torrellas

Affiliations: 
University of Illinois, Urbana-Champaign, Urbana-Champaign, IL 
Area:
Computer Science
Google:
"Josep Torrellas"

Parents

Sign in to add mentor
John L. Hennessy grad student 1988-1992 Stanford (E-Tree)

Children

Sign in to add trainee
Sujoy Basu grad student 2000 UIUC
Qiang Cao grad student 2000 UIUC
Marcelo H. Cintra grad student 2001 UIUC
Anthony-Trung D. Nguyen grad student 2001 UIUC
Seung-Moon Yoo grad student 2001 UIUC
Milos Prvulovic grad student 2003 UIUC
Jose Renau grad student 2004 UIUC
Jun Nakano grad student 2006 UIUC
Luis H. Ceze grad student 2007 UIUC
Smruti R. Sarangi grad student 2007 UIUC
James M. Tuck grad student 2007 UIUC
Mircea-Radu Teodorescu grad student 2008 UIUC
Brian L. Greskamp grad student 2009 UIUC
Pablo Montesinos Ortego grad student 2009 UIUC
Rahmet U. Karpuzcu grad student 2012 UIUC
Xuehai Qian grad student 2013 UIUC
BETA: Related publications

Publications

You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect.

Timoneda X, Abadal S, Franques A, et al. (2020) Engineer the Channel and Adapt to it: Enabling Wireless Intra-Chip Communication Ieee Transactions On Communications. 68: 3247-3258
Skarlatos D, Yan M, Gopireddy B, et al. (2020) MicroScope: Enabling Microarchitectural Replay Attacks Ieee Micro. 40: 91-98
Pothukuchi RP, Pothukuchi SY, Voulgaris PG, et al. (2020) Control Systems for Computing Systems: Making computers efficient with modular, coordinated, and robust control Ieee Control Systems Magazine. 40: 30-55
Abadal S, Torrellas J, Alarcon E, et al. (2018) OrthoNoC: A Broadcast-Oriented Dual-Plane Wireless Network-on-Chip Architecture Ieee Transactions On Parallel and Distributed Systems. 29: 628-641
Abadal S, Mestres A, Torrellas J, et al. (2018) Medium Access Control in Wireless Network-on-Chip: A Context Analysis Ieee Communications Magazine. 56: 172-178
Mirhosseini A, Agrawal A, Torrellas J. (2017) Survive: Pointer-Based In-DRAM Incremental Checkpointing for Low-Cost Data Persistence and Rollback-Recovery Ieee Computer Architecture Letters. 16: 153-157
Gangwani T, Morrison A, Torrellas J. (2016) CASPAR: Breaking serialization in lock-free multicore synchronization International Conference On Architectural Support For Programming Languages and Operating Systems - Asplos. 2: 789-804
Duan Y, Koufaty D, Torrellas J. (2016) SCsafe: Logging sequential consistency violations continuously and precisely Proceedings - International Symposium On High-Performance Computer Architecture. 2016: 249-260
Torrellas J. (2016) Extreme-scale computer architecture National Science Review. 3: 19-23
Duan Y, Honarmand N, Torrellas J. (2015) Asymmetric memory fences: Optimizing both performance and implementability Acm Sigplan Notices. 50: 531-543
See more...