Vivek S. Nandakumar, Ph.D.
Affiliations: | 2014 | Electrical and Computer Engineering | University of California, Santa Barbara, Santa Barbara, CA, United States |
Area:
Electronics and Electrical Engineering, Computer EngineeringGoogle:
"Vivek Nandakumar"Parents
Sign in to add mentorMalgorzata Marek-Sadowska | grad student | 2014 | UC Santa Barbara | |
(Physically-Aware Architectural Exploration and Solutions for Heterogeneous Processors.) |
BETA: Related publications
See more...
Publications
You can help our author matching system! If you notice any publications incorrectly attributed to this author, please sign in and mark matches as correct or incorrect. |
Nandakumar VS, Marek-Sadowska M. (2014) System-level floorplan-aware analysis of integrated CPU-GPUs Proceedings - Design Automation Conference |
Nandakumar VS, Marek-Sadowska M. (2014) On Optimal Kernel Size for Integrated CPU-GPUS - A Case Study Ieee Computer Architecture Letters. 13: 81-84 |
Nandakumar VS, Marek-Sadowska M. (2012) A low energy network-on-chip fabric for 3-D multi-core architectures Ieee Journal On Emerging and Selected Topics in Circuits and Systems. 2: 266-277 |
Nandakumar VS, Marek-Sadowska M. (2011) Low power, high throughput network-on-chip fabric for 3D multicore processors Proceedings - Ieee International Conference On Computer Design: Vlsi in Computers and Processors. 453-454 |
Nandakumar VS, Marek-Sadowska M. (2011) Layout effects in fine grain 3D integrated regular microprocessor blocks Proceedings - Design Automation Conference. 639-644 |
Nandakumar VS, Newmark D, Zhan Y, et al. (2010) Statistical static timing analysis flow for transistor level macros in a microprocessor Proceedings of the 11th International Symposium On Quality Electronic Design, Isqed 2010. 163-170 |